As the progress with all kinds of mixed-mode signal circuits, the requirements of power management become increasingly stringent. Therefore it takes all kinds of high-performance linear regulator to produce a very clean and stable voltage. Here cascading technique is used to increase the output impedance in this architecture. The output voltage is less susceptible to variation of input voltage, resulting in a clean and stable voltage which is used the operating voltage of internal circuits in a mixed-mode signal integrated circuit chip. This paper using the TSMC 0.35 μ m CMOS 2P4M process to implement the design of high PSRR LDO regulator, having 2 600 0 900 0 mm . . × chip area, 1.34 mW consumption power. The chip supply voltage can from 2.9V to 3.3V with -106dB
Introduction
The development of science and technology of modern electronic technology is very fast. All kinds of portable electronic products in the current market have an orientation toward light, slim and small and have a variety of applications. The fast advance of IC process reduces the size and power consumption significantly. For long time operation a high-efficiency power management module is necessary such as low-power power converter or low dropout regulator to integrate with mixed-mode signal circuit into a single chip to achieve the different kinds of low-power applications [1] . Low Dropout Regulator (LDO) has low noise, small volume and more due to the enhancement of performance and it has become the main trend of intelligent power management and low power regulator [2] . In order to enhance the PSRR of traditional LDO Regulator, in this paper a technique of cascade is used to increase the output impedance in this architecture. The output voltage is less susceptible to variation of input voltage, resulting in a clean and stable output voltage with high PSRR. This chip can be used in power source module of RFID Tag or biomedical applications.
Architecture and Circuits Design
The architecture of high PSRR LDO Regulator in this paper is shown in Fig 1. It consists of folded cascade OPA connecting to power NMOS (Mn1) and two-stage OPA connecting to power PMOS (Mp1). It will maintain the stable output voltage ( out V ) through negative feedback. The traditional architecture of LDO has only one Error Amplifier (OPA) connecting to power MOS (Mn, Mp) and
filters the noise of ddn V through negative feedback. But the performance is worse at higher frequency. In order to improve this, the output impedance is increased by cascading a NMOS. In this way the noise signal is not easily passed through NMOS to output. To provide a clear gn V voltage, this architecture selects a higher PSRR OPA. Folded cascade OPA can keep cascaded structure having higher output impedance of differential level, enhance the gain and improve the range of ICMR [3, 5] . Therefore it has higher gain and PSRR and produces a clear gn V voltage.
The output voltage of folded cascade in this design is 2.4-2.5V as in Fig. 2 . It also provides stable voltage source with 1.5V to two-stage core of LDO. It mainly affects the low-frequency PSR and system stability. The simpler architecture in this paper keep the balance between gain and bandwidth and also takes into account the two-stage OPA architecture [6] , as shown in Fig . It is realized through a constant-Gm current references circuit which is independent of supply power and environment temperature [7, 8] . As shown in Fig. 4 , the constant-Gm current references circuit is composed of the low voltage current mirror, cascade bias circuit and start up circuit. And the low voltage current mirror is composed of (M41, M42, M44, M45), cascade bias circuit is composed of (M40, M43, M53, M46, M49, M52) and the start up circuit is composed of M54~M57, respectively. 
Simulation and Measured Result
After summarizing the analysis of above all sub-circuits, the electronic microscope layout of the high PSRR LDO circuit is shown in Fig. 5 and the chip size is about 2 600 0 900 0 mm . . × [7, 8] . By using TSMC 0.35µm CMOS 2P4M process to simulate the designed circuit, the result of pre-and post-simulation is shown below. ). Fig. 8 shows the PSRR of output voltage of this chip is about -73dB(pre-sim), -106dB(post-sim) and -33dB (pre-sim), -65dB(post-sim) under 1KHz and 100KHz, respectively.
The PCB board for chip characteristics measurement is shown in Fig. 9 . And Fig. 10 shows the measurement result that the output voltage can stable at V . ) condition that the input source voltage of LDO can from 2.9V to V 3 . 3 and the output voltage can stable at V .2 1 , respectively. Fig. 12 show the measured result of power supply reject ratio of the high PSRR LDO circuit, in the lower frequency the PSRR is relatively high but decreased as the frequency is getting higher. 
Conclusion
In this high PSRR LDO circuit the core technique is cascading of differential operational amplifier.
The upper part is the folded cascaded OPA to enhance the input impedance of source and the total PSRR. While the lower part is the traditional two-stage OPA to make the circuit able to quickly respond to the change of output load. This high PSRR LDO with cascade structure has high output impedance that the output voltage is less susceptible to variation of input voltage, resulting in a clean and stable voltage source. Therefore compared with the traditional LDO it can reach higher PSRR. This design is implemented through TSMC 0.35um CMOS 2P4M, and it has been simulated and verified by HSPICE. According to measured results, when the input operating voltage is 10% ± DD V , the output voltage of this high PSRR LDO is V . 2 1 steady. The chip area is 2 600 0 900 0 mm . . × and consumption power is 1.34mW. The PSRR is about -106dB and -65dB respectively at 10KHz and 100KHz. The maximum loading current is 20mA while the ripple voltage is below 2.4mV. How to enhance the percent regulation of the chip, improve the frequency response and parasitic effects is worthy of further research.
